sig_altarch/wiki
9
0
Fork 4
generated from sig_core/wiki-template
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

v2: Update the SoC details for the VisionFIve 2 SBC #3

Merged
skip merged 2 commits from :main into main 2023-04-24 14:55:19 +00:00
Conversation 0 Commits 2 Files Changed 1 +1 -1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files
Showing only changes of commit 27e66ab079 - Show all commits

2
docs/riscv64/visionfive2/visionfive2.md
View File

@ -20,7 +20,7 @@ This Wiki contains the necessary information a user needs to know before using R
| Item | Description | | Item | Description |
|---------------|--------------------------------------------------------------------------------------------------------| |---------------|--------------------------------------------------------------------------------------------------------|
| Processor/SoC | StarFive JH7110 (`rv64gc` with up-to 1.5GHz max freq) | | Processor/SoC | StarFive JH7110 (`rv64imafdcbx` with up-to 1.5GHz max freq) |
| Memory | LPDDR4: 2GB/4GB/8GB | | Memory | LPDDR4: 2GB/4GB/8GB |
| Storage | SD card slot | | Storage | SD card slot |
| | SPI flash for u-boot | | | SPI flash for u-boot |