remove all rockchip support

This commit is contained in:
Pratham Patel 2023-12-23 09:28:14 +05:30
parent 3f9f2a0b53
commit d0fe74b7ce
No known key found for this signature in database

View File

@ -369,7 +369,7 @@ CONFIG_ARCH_MXC=y
CONFIG_ARCH_QCOM=y CONFIG_ARCH_QCOM=y
# CONFIG_ARCH_REALTEK is not set # CONFIG_ARCH_REALTEK is not set
# CONFIG_ARCH_RENESAS is not set # CONFIG_ARCH_RENESAS is not set
CONFIG_ARCH_ROCKCHIP=y # CONFIG_ARCH_ROCKCHIP is not set
CONFIG_ARCH_SEATTLE=y CONFIG_ARCH_SEATTLE=y
# CONFIG_ARCH_INTEL_SOCFPGA is not set # CONFIG_ARCH_INTEL_SOCFPGA is not set
# CONFIG_ARCH_STM32 is not set # CONFIG_ARCH_STM32 is not set
@ -2147,8 +2147,6 @@ CONFIG_PCI_HOST_GENERIC=y
CONFIG_PCIE_MICROCHIP_HOST=y CONFIG_PCIE_MICROCHIP_HOST=y
CONFIG_PCI_HYPERV_INTERFACE=m CONFIG_PCI_HYPERV_INTERFACE=m
CONFIG_PCI_TEGRA=y CONFIG_PCI_TEGRA=y
CONFIG_PCIE_ROCKCHIP=y
CONFIG_PCIE_ROCKCHIP_HOST=y
CONFIG_PCI_XGENE=y CONFIG_PCI_XGENE=y
CONFIG_PCI_XGENE_MSI=y CONFIG_PCI_XGENE_MSI=y
CONFIG_PCIE_XILINX=y CONFIG_PCIE_XILINX=y
@ -2185,7 +2183,6 @@ CONFIG_PCIE_TEGRA194_HOST=y
CONFIG_PCIE_DW_PLAT=y CONFIG_PCIE_DW_PLAT=y
CONFIG_PCIE_DW_PLAT_HOST=y CONFIG_PCIE_DW_PLAT_HOST=y
CONFIG_PCIE_QCOM=y CONFIG_PCIE_QCOM=y
CONFIG_PCIE_ROCKCHIP_DW_HOST=y
CONFIG_PCI_KEYSTONE=y CONFIG_PCI_KEYSTONE=y
CONFIG_PCI_KEYSTONE_HOST=y CONFIG_PCI_KEYSTONE_HOST=y
# end of DesignWare-based PCIe controllers # end of DesignWare-based PCIe controllers
@ -2556,7 +2553,6 @@ CONFIG_MTD_NAND_TEGRA=m
CONFIG_MTD_NAND_CADENCE=m CONFIG_MTD_NAND_CADENCE=m
# CONFIG_MTD_NAND_ARASAN is not set # CONFIG_MTD_NAND_ARASAN is not set
# CONFIG_MTD_NAND_INTEL_LGM is not set # CONFIG_MTD_NAND_INTEL_LGM is not set
# CONFIG_MTD_NAND_ROCKCHIP is not set
# #
# Misc # Misc
@ -3173,8 +3169,6 @@ CONFIG_NET_XGENE_V2=m
CONFIG_NET_VENDOR_AQUANTIA=y CONFIG_NET_VENDOR_AQUANTIA=y
CONFIG_AQTION=m CONFIG_AQTION=m
CONFIG_NET_VENDOR_ARC=y CONFIG_NET_VENDOR_ARC=y
CONFIG_ARC_EMAC_CORE=m
CONFIG_EMAC_ROCKCHIP=m
CONFIG_NET_VENDOR_ASIX=y CONFIG_NET_VENDOR_ASIX=y
CONFIG_SPI_AX88796C=m CONFIG_SPI_AX88796C=m
CONFIG_SPI_AX88796C_COMPRESSION=y CONFIG_SPI_AX88796C_COMPRESSION=y
@ -3457,7 +3451,6 @@ CONFIG_DWMAC_GENERIC=m
CONFIG_DWMAC_IPQ806X=m CONFIG_DWMAC_IPQ806X=m
CONFIG_DWMAC_MESON=m CONFIG_DWMAC_MESON=m
CONFIG_DWMAC_QCOM_ETHQOS=m CONFIG_DWMAC_QCOM_ETHQOS=m
CONFIG_DWMAC_ROCKCHIP=m
CONFIG_DWMAC_SUNXI=m CONFIG_DWMAC_SUNXI=m
CONFIG_DWMAC_SUN8I=m CONFIG_DWMAC_SUN8I=m
CONFIG_DWMAC_IMX8=m CONFIG_DWMAC_IMX8=m
@ -4725,8 +4718,6 @@ CONFIG_SPI_ORION=m
CONFIG_SPI_PCI1XXXX=m CONFIG_SPI_PCI1XXXX=m
CONFIG_SPI_PL022=m CONFIG_SPI_PL022=m
# CONFIG_SPI_PXA2XX is not set # CONFIG_SPI_PXA2XX is not set
CONFIG_SPI_ROCKCHIP=m
# CONFIG_SPI_ROCKCHIP_SFC is not set
CONFIG_SPI_QCOM_QSPI=m CONFIG_SPI_QCOM_QSPI=m
CONFIG_SPI_QUP=m CONFIG_SPI_QUP=m
CONFIG_SPI_QCOM_GENI=m CONFIG_SPI_QCOM_GENI=m
@ -4812,7 +4803,6 @@ CONFIG_PINCTRL_MAX77620=y
# CONFIG_PINCTRL_MICROCHIP_SGPIO is not set # CONFIG_PINCTRL_MICROCHIP_SGPIO is not set
# CONFIG_PINCTRL_OCELOT is not set # CONFIG_PINCTRL_OCELOT is not set
CONFIG_PINCTRL_RK805=m CONFIG_PINCTRL_RK805=m
CONFIG_PINCTRL_ROCKCHIP=y
CONFIG_PINCTRL_SINGLE=y CONFIG_PINCTRL_SINGLE=y
# CONFIG_PINCTRL_STMFX is not set # CONFIG_PINCTRL_STMFX is not set
# CONFIG_PINCTRL_SX150X is not set # CONFIG_PINCTRL_SX150X is not set
@ -4967,7 +4957,6 @@ CONFIG_GPIO_MPC8XXX=y
CONFIG_GPIO_MVEBU=y CONFIG_GPIO_MVEBU=y
CONFIG_GPIO_MXC=m CONFIG_GPIO_MXC=m
CONFIG_GPIO_PL061=y CONFIG_GPIO_PL061=y
CONFIG_GPIO_ROCKCHIP=y
# CONFIG_GPIO_SIFIVE is not set # CONFIG_GPIO_SIFIVE is not set
CONFIG_GPIO_SYSCON=m CONFIG_GPIO_SYSCON=m
CONFIG_GPIO_TEGRA=y CONFIG_GPIO_TEGRA=y
@ -5438,7 +5427,6 @@ CONFIG_K3_THERMAL=m
CONFIG_MAX77620_THERMAL=m CONFIG_MAX77620_THERMAL=m
CONFIG_QORIQ_THERMAL=m CONFIG_QORIQ_THERMAL=m
CONFIG_SUN8I_THERMAL=m CONFIG_SUN8I_THERMAL=m
CONFIG_ROCKCHIP_THERMAL=m
CONFIG_ARMADA_THERMAL=m CONFIG_ARMADA_THERMAL=m
CONFIG_AMLOGIC_THERMAL=m CONFIG_AMLOGIC_THERMAL=m
@ -6270,7 +6258,6 @@ CONFIG_VIDEO_QCOM_VENUS=m
# #
# Rockchip media platform drivers # Rockchip media platform drivers
# #
CONFIG_VIDEO_ROCKCHIP_RGA=m
CONFIG_VIDEO_ROCKCHIP_ISP1=m CONFIG_VIDEO_ROCKCHIP_ISP1=m
# #
@ -6302,7 +6289,6 @@ CONFIG_VIDEO_TI_CAL_MC=y
# #
CONFIG_VIDEO_HANTRO=m CONFIG_VIDEO_HANTRO=m
CONFIG_VIDEO_HANTRO_IMX8M=y CONFIG_VIDEO_HANTRO_IMX8M=y
CONFIG_VIDEO_HANTRO_ROCKCHIP=y
CONFIG_VIDEO_HANTRO_SUNXI=y CONFIG_VIDEO_HANTRO_SUNXI=y
# #
@ -6894,17 +6880,6 @@ CONFIG_DRM_NOUVEAU_BACKLIGHT=y
# CONFIG_DRM_NOUVEAU_SVM is not set # CONFIG_DRM_NOUVEAU_SVM is not set
CONFIG_DRM_VGEM=m CONFIG_DRM_VGEM=m
CONFIG_DRM_VKMS=m CONFIG_DRM_VKMS=m
CONFIG_DRM_ROCKCHIP=m
CONFIG_ROCKCHIP_VOP=y
CONFIG_ROCKCHIP_VOP2=y
CONFIG_ROCKCHIP_ANALOGIX_DP=y
CONFIG_ROCKCHIP_CDN_DP=y
CONFIG_ROCKCHIP_DW_HDMI=y
CONFIG_ROCKCHIP_DW_MIPI_DSI=y
CONFIG_ROCKCHIP_INNO_HDMI=y
CONFIG_ROCKCHIP_LVDS=y
CONFIG_ROCKCHIP_RGB=y
CONFIG_ROCKCHIP_RK3066_HDMI=y
CONFIG_DRM_VMWGFX=m CONFIG_DRM_VMWGFX=m
CONFIG_DRM_UDL=m CONFIG_DRM_UDL=m
CONFIG_DRM_AST=m CONFIG_DRM_AST=m
@ -7579,15 +7554,6 @@ CONFIG_SND_SOC_SDM845=m
CONFIG_SND_SOC_SC8280XP=m CONFIG_SND_SOC_SC8280XP=m
CONFIG_SND_SOC_SC7180=m CONFIG_SND_SOC_SC7180=m
# CONFIG_SND_SOC_SC7280 is not set # CONFIG_SND_SOC_SC7280 is not set
CONFIG_SND_SOC_ROCKCHIP=m
CONFIG_SND_SOC_ROCKCHIP_I2S=m
CONFIG_SND_SOC_ROCKCHIP_I2S_TDM=m
CONFIG_SND_SOC_ROCKCHIP_PDM=m
CONFIG_SND_SOC_ROCKCHIP_SPDIF=m
CONFIG_SND_SOC_ROCKCHIP_MAX98090=m
CONFIG_SND_SOC_ROCKCHIP_RT5645=m
CONFIG_SND_SOC_RK3288_HDMI_ANALOG=m
CONFIG_SND_SOC_RK3399_GRU_SOUND=m
CONFIG_SND_SOC_SOF_TOPLEVEL=y CONFIG_SND_SOC_SOF_TOPLEVEL=y
CONFIG_SND_SOC_SOF_PCI=m CONFIG_SND_SOC_SOF_PCI=m
CONFIG_SND_SOC_SOF_ACPI=m CONFIG_SND_SOC_SOF_ACPI=m
@ -7758,7 +7724,6 @@ CONFIG_SND_SOC_CS43130=m
# CONFIG_SND_SOC_CS53L30 is not set # CONFIG_SND_SOC_CS53L30 is not set
CONFIG_SND_SOC_CX2072X=m CONFIG_SND_SOC_CX2072X=m
CONFIG_SND_SOC_DA7213=m CONFIG_SND_SOC_DA7213=m
CONFIG_SND_SOC_DA7219=m
CONFIG_SND_SOC_DMIC=m CONFIG_SND_SOC_DMIC=m
CONFIG_SND_SOC_HDMI_CODEC=m CONFIG_SND_SOC_HDMI_CODEC=m
CONFIG_SND_SOC_ES7134=m CONFIG_SND_SOC_ES7134=m
@ -7816,12 +7781,9 @@ CONFIG_SND_SOC_RT1017_SDCA_SDW=m
# CONFIG_SND_SOC_RT1308_SDW is not set # CONFIG_SND_SOC_RT1308_SDW is not set
# CONFIG_SND_SOC_RT1316_SDW is not set # CONFIG_SND_SOC_RT1316_SDW is not set
CONFIG_SND_SOC_RT1318_SDW=m CONFIG_SND_SOC_RT1318_SDW=m
CONFIG_SND_SOC_RT5514=m
CONFIG_SND_SOC_RT5514_SPI=m
# CONFIG_SND_SOC_RT5616 is not set # CONFIG_SND_SOC_RT5616 is not set
CONFIG_SND_SOC_RT5631=m CONFIG_SND_SOC_RT5631=m
CONFIG_SND_SOC_RT5640=m CONFIG_SND_SOC_RT5640=m
CONFIG_SND_SOC_RT5645=m
CONFIG_SND_SOC_RT5659=m CONFIG_SND_SOC_RT5659=m
CONFIG_SND_SOC_RT5663=m CONFIG_SND_SOC_RT5663=m
CONFIG_SND_SOC_RT5677=m CONFIG_SND_SOC_RT5677=m
@ -8597,7 +8559,6 @@ CONFIG_MMC_DW_EXYNOS=m
CONFIG_MMC_DW_HI3798CV200=m CONFIG_MMC_DW_HI3798CV200=m
CONFIG_MMC_DW_K3=m CONFIG_MMC_DW_K3=m
CONFIG_MMC_DW_PCI=m CONFIG_MMC_DW_PCI=m
CONFIG_MMC_DW_ROCKCHIP=m
CONFIG_MMC_VUB300=m CONFIG_MMC_VUB300=m
CONFIG_MMC_USHC=m CONFIG_MMC_USHC=m
# CONFIG_MMC_USDHI6ROL0 is not set # CONFIG_MMC_USDHI6ROL0 is not set
@ -9198,7 +9159,6 @@ CONFIG_STAGING_MEDIA=y
# CONFIG_DVB_AV7110 is not set # CONFIG_DVB_AV7110 is not set
# CONFIG_VIDEO_MAX96712 is not set # CONFIG_VIDEO_MAX96712 is not set
CONFIG_VIDEO_MESON_VDEC=m CONFIG_VIDEO_MESON_VDEC=m
CONFIG_VIDEO_ROCKCHIP_VDEC=m
CONFIG_VIDEO_SUNXI=y CONFIG_VIDEO_SUNXI=y
CONFIG_VIDEO_SUNXI_CEDRUS=m CONFIG_VIDEO_SUNXI_CEDRUS=m
CONFIG_VIDEO_SUN6I_ISP=m CONFIG_VIDEO_SUN6I_ISP=m
@ -9462,14 +9422,6 @@ CONFIG_QCOM_HFPLL=m
CONFIG_KPSS_XCC=m CONFIG_KPSS_XCC=m
# CONFIG_CLK_GFM_LPASS_SM8250 is not set # CONFIG_CLK_GFM_LPASS_SM8250 is not set
# CONFIG_SM_VIDEOCC_8450 is not set # CONFIG_SM_VIDEOCC_8450 is not set
CONFIG_COMMON_CLK_ROCKCHIP=y
CONFIG_CLK_PX30=y
CONFIG_CLK_RK3308=y
CONFIG_CLK_RK3328=y
CONFIG_CLK_RK3368=y
CONFIG_CLK_RK3399=y
CONFIG_CLK_RK3568=y
CONFIG_CLK_RK3588=y
CONFIG_SUNXI_CCU=y CONFIG_SUNXI_CCU=y
CONFIG_SUN50I_A64_CCU=y CONFIG_SUN50I_A64_CCU=y
CONFIG_SUN50I_A100_CCU=y CONFIG_SUN50I_A100_CCU=y
@ -9501,7 +9453,6 @@ CONFIG_TIMER_ACPI=y
CONFIG_TIMER_PROBE=y CONFIG_TIMER_PROBE=y
CONFIG_CLKSRC_MMIO=y CONFIG_CLKSRC_MMIO=y
CONFIG_OMAP_DM_TIMER=y CONFIG_OMAP_DM_TIMER=y
CONFIG_ROCKCHIP_TIMER=y
CONFIG_SUN4I_TIMER=y CONFIG_SUN4I_TIMER=y
CONFIG_TEGRA_TIMER=y CONFIG_TEGRA_TIMER=y
CONFIG_TEGRA186_TIMER=y CONFIG_TEGRA186_TIMER=y
@ -9526,7 +9477,6 @@ CONFIG_PLATFORM_MHU=m
CONFIG_ARMADA_37XX_RWTM_MBOX=m CONFIG_ARMADA_37XX_RWTM_MBOX=m
CONFIG_OMAP2PLUS_MBOX=m CONFIG_OMAP2PLUS_MBOX=m
CONFIG_OMAP_MBOX_KFIFO_SIZE=256 CONFIG_OMAP_MBOX_KFIFO_SIZE=256
CONFIG_ROCKCHIP_MBOX=y
CONFIG_PCC=y CONFIG_PCC=y
# CONFIG_ALTERA_MBOX is not set # CONFIG_ALTERA_MBOX is not set
CONFIG_BCM2835_MBOX=y CONFIG_BCM2835_MBOX=y
@ -9562,7 +9512,6 @@ CONFIG_OF_IOMMU=y
CONFIG_IOMMU_DMA=y CONFIG_IOMMU_DMA=y
CONFIG_IOMMU_SVA=y CONFIG_IOMMU_SVA=y
CONFIG_IOMMUFD=m CONFIG_IOMMUFD=m
CONFIG_ROCKCHIP_IOMMU=y
CONFIG_SUN50I_IOMMU=y CONFIG_SUN50I_IOMMU=y
CONFIG_TEGRA_IOMMU_SMMU=y CONFIG_TEGRA_IOMMU_SMMU=y
CONFIG_APPLE_DART=m CONFIG_APPLE_DART=m
@ -9731,10 +9680,6 @@ CONFIG_QCOM_ICC_BWMON=m
CONFIG_QCOM_INLINE_CRYPTO_ENGINE=m CONFIG_QCOM_INLINE_CRYPTO_ENGINE=m
# end of Qualcomm SoC drivers # end of Qualcomm SoC drivers
CONFIG_ROCKCHIP_GRF=y
CONFIG_ROCKCHIP_IODOMAIN=m
CONFIG_ROCKCHIP_PM_DOMAINS=y
CONFIG_ROCKCHIP_DTPM=m
CONFIG_SUNXI_MBUS=y CONFIG_SUNXI_MBUS=y
CONFIG_SUNXI_SRAM=y CONFIG_SUNXI_SRAM=y
# CONFIG_SUN20I_PPU is not set # CONFIG_SUN20I_PPU is not set
@ -9781,10 +9726,8 @@ CONFIG_DEVFREQ_GOV_PASSIVE=m
CONFIG_ARM_IMX_BUS_DEVFREQ=m CONFIG_ARM_IMX_BUS_DEVFREQ=m
CONFIG_ARM_IMX8M_DDRC_DEVFREQ=m CONFIG_ARM_IMX8M_DDRC_DEVFREQ=m
CONFIG_ARM_TEGRA_DEVFREQ=m CONFIG_ARM_TEGRA_DEVFREQ=m
CONFIG_ARM_RK3399_DMC_DEVFREQ=m
CONFIG_ARM_SUN8I_A33_MBUS_DEVFREQ=m CONFIG_ARM_SUN8I_A33_MBUS_DEVFREQ=m
CONFIG_PM_DEVFREQ_EVENT=y CONFIG_PM_DEVFREQ_EVENT=y
CONFIG_DEVFREQ_EVENT_ROCKCHIP_DFI=m
CONFIG_EXTCON=y CONFIG_EXTCON=y
# #
@ -9946,7 +9889,6 @@ CONFIG_QCOM_SPMI_RRADC=m
CONFIG_QCOM_SPMI_IADC=m CONFIG_QCOM_SPMI_IADC=m
CONFIG_QCOM_SPMI_VADC=m CONFIG_QCOM_SPMI_VADC=m
CONFIG_QCOM_SPMI_ADC5=m CONFIG_QCOM_SPMI_ADC5=m
CONFIG_ROCKCHIP_SARADC=m
CONFIG_RICHTEK_RTQ6056=m CONFIG_RICHTEK_RTQ6056=m
CONFIG_SD_ADC_MODULATOR=m CONFIG_SD_ADC_MODULATOR=m
CONFIG_STMPE_ADC=m CONFIG_STMPE_ADC=m
@ -10459,7 +10401,6 @@ CONFIG_PWM_MESON=m
CONFIG_PWM_OMAP_DMTIMER=m CONFIG_PWM_OMAP_DMTIMER=m
CONFIG_PWM_PCA9685=m CONFIG_PWM_PCA9685=m
CONFIG_PWM_RASPBERRYPI_POE=m CONFIG_PWM_RASPBERRYPI_POE=m
CONFIG_PWM_ROCKCHIP=m
CONFIG_PWM_STMPE=y CONFIG_PWM_STMPE=y
CONFIG_PWM_SUN4I=m CONFIG_PWM_SUN4I=m
CONFIG_PWM_TEGRA=y CONFIG_PWM_TEGRA=y
@ -10602,18 +10543,6 @@ CONFIG_PHY_QCOM_USB_HS_28NM=m
CONFIG_PHY_QCOM_USB_SS=m CONFIG_PHY_QCOM_USB_SS=m
# CONFIG_PHY_QCOM_IPQ806X_USB is not set # CONFIG_PHY_QCOM_IPQ806X_USB is not set
CONFIG_PHY_QCOM_SGMII_ETH=m CONFIG_PHY_QCOM_SGMII_ETH=m
CONFIG_PHY_ROCKCHIP_DP=m
CONFIG_PHY_ROCKCHIP_DPHY_RX0=m
CONFIG_PHY_ROCKCHIP_EMMC=m
CONFIG_PHY_ROCKCHIP_INNO_HDMI=m
CONFIG_PHY_ROCKCHIP_INNO_USB2=m
CONFIG_PHY_ROCKCHIP_INNO_CSIDPHY=m
CONFIG_PHY_ROCKCHIP_INNO_DSIDPHY=m
CONFIG_PHY_ROCKCHIP_NANENG_COMBO_PHY=m
CONFIG_PHY_ROCKCHIP_PCIE=y
CONFIG_PHY_ROCKCHIP_SNPS_PCIE3=m
CONFIG_PHY_ROCKCHIP_TYPEC=m
CONFIG_PHY_ROCKCHIP_USB=m
# CONFIG_PHY_SAMSUNG_USB2 is not set # CONFIG_PHY_SAMSUNG_USB2 is not set
CONFIG_PHY_TEGRA_XUSB=m CONFIG_PHY_TEGRA_XUSB=m
CONFIG_PHY_TEGRA194_P2U=y CONFIG_PHY_TEGRA194_P2U=y
@ -10718,8 +10647,6 @@ CONFIG_NVMEM_MESON_MX_EFUSE=m
CONFIG_NVMEM_QCOM_QFPROM=m CONFIG_NVMEM_QCOM_QFPROM=m
CONFIG_NVMEM_QCOM_SEC_QFPROM=m CONFIG_NVMEM_QCOM_SEC_QFPROM=m
CONFIG_NVMEM_RMEM=m CONFIG_NVMEM_RMEM=m
CONFIG_NVMEM_ROCKCHIP_EFUSE=m
CONFIG_NVMEM_ROCKCHIP_OTP=m
# CONFIG_NVMEM_SNVS_LPGPR is not set # CONFIG_NVMEM_SNVS_LPGPR is not set
CONFIG_NVMEM_SPMI_SDAM=m CONFIG_NVMEM_SPMI_SDAM=m
CONFIG_NVMEM_SUNXI_SID=m CONFIG_NVMEM_SUNXI_SID=m
@ -11627,8 +11554,6 @@ CONFIG_CRYPTO_DEV_QCE_ENABLE_ALL=y
# CONFIG_CRYPTO_DEV_QCE_ENABLE_AEAD is not set # CONFIG_CRYPTO_DEV_QCE_ENABLE_AEAD is not set
CONFIG_CRYPTO_DEV_QCE_SW_MAX_LEN=512 CONFIG_CRYPTO_DEV_QCE_SW_MAX_LEN=512
CONFIG_CRYPTO_DEV_QCOM_RNG=m CONFIG_CRYPTO_DEV_QCOM_RNG=m
CONFIG_CRYPTO_DEV_ROCKCHIP=m
# CONFIG_CRYPTO_DEV_ROCKCHIP_DEBUG is not set
CONFIG_CRYPTO_DEV_ZYNQMP_AES=m CONFIG_CRYPTO_DEV_ZYNQMP_AES=m
# CONFIG_CRYPTO_DEV_ZYNQMP_SHA3 is not set # CONFIG_CRYPTO_DEV_ZYNQMP_SHA3 is not set
CONFIG_CRYPTO_DEV_CHELSIO=m CONFIG_CRYPTO_DEV_CHELSIO=m