Commit Graph

12 Commits

Author SHA1 Message Date
74da729067
bump release-rc.inc to 2024.01-rc2 2023-11-10 22:10:06 +05:30
2c3a61b9d2
specify BL31 for libretech_all_h5_cc_h5 2023-11-10 22:08:21 +05:30
2eae960b29
make specifying BL31 and ROCKCHIP_TPL better-er 2023-11-10 22:04:45 +05:30
8620d2f20a
bump master_commit to the latest commit in master branch (at this time) 2023-11-06 18:47:10 +05:30
57e9aeab10
last commit accidentally used "master", revert to the intended version (2024.01-rc1) 2023-11-06 07:46:11 +05:30
5b6d675d95
bump rock5b-rk3588.spec to 2024.01-rc1 for PCIe 2023-11-06 07:41:21 +05:30
d61e837783
revert 9074b22ca6 because I selected the x86 chroot in COPR; COPR is fine 2023-10-28 13:53:53 +05:30
fc01b0b38a
maybe try using the full path 2023-10-28 13:46:51 +05:30
9074b22ca6
Try fixing COPR builds
COPR builds fail with the following error:
```
cc1: warning: unknown register name: x18
cc1: error: bad value ('armv8-a+crc') for '-march=' switch
cc1: note: valid arguments to '-march=' switch are: nocona core2 nehalem corei7 westmere sandybridge corei7-avx ivybridge core-avx-i haswell core-avx2 broadwell skylake skylake-avx512 cannonlake icelake-client rocketlake icelake-server cascadelake tigerlake cooperlake sapphirerapids alderlake bonnell atom silvermont slm goldmont goldmont-plus tremont knl knm x86-64 x86-64-v2 x86-64-v3 x86-64-v4 eden-x2 nano nano-1000 nano-2000 nano-3000 nano-x2 eden-x4 nano-x4 k8 k8-sse3 opteron opteron-sse3 athlon64 athlon64-sse3 athlon-fx amdfam10 barcelona bdver1 bdver2 bdver3 bdver4 znver1 znver2 znver3 btver1 btver2 native
make[1]: *** [scripts/Makefile.build:146: lib/asm-offsets.s] Error 1
```

Try fixing it by exporting CROSS_COMPILE as 'aarch64-redhat-linux-'
2023-10-28 13:32:19 +05:30
e5121c3fb4
fix versioning 2023-10-28 13:18:15 +05:30
47aefc2f46
at the moment, there is no u-boot-rockchip-spi.bin for OPi5-s 2023-10-28 12:45:14 +05:30
b5b6ab07ff
init commit 2023-10-28 12:37:20 +05:30